We demonstrate the transfer of the largest ͑150 mm in diameter͒ available InP-based epitaxial structure to the silicon-on-insulator substrate through a direct wafer-bonding process. Over 95% bonding yield and a void-free bonding interface was obtained. A multiple quantum-well diode laser structure is well-preserved after bonding, as indicated by the high-resolution X-ray diffraction measurement and photoluminescence ͑PL͒ map. A bowing of 64.12 m is measured, resulting in a low bonding-induced strain of 17 MPa. PL measurement shows a standard deviation of 1.09% across the entire bonded area with less than 1.1 nm wavelength shift from the as-grown wafer. © 2009 The Electrochemical Society. ͓DOI: 10.1149/1.3065994͔ All rights reserved. The integration of dissimilar materials is of great interest to enable silicon photonics and enable optical interconnects in future microprocessors. The wavelength transparency of Si in the telecom window ͑1.3-1.6 m͒ is another compelling reason to integrate microphotonics and microelectronics. A major challenge for this integration is the incompatibility of the III-V compound and Si semiconductors used to implement microphotonics and microelectronics, respectively. Si and InP have an 8.1% lattice mismatch, making heteroepitaxial growth of InGaAsP compounds on Si with low misfit dislocation density difficult.
The integration of dissimilar materials is of great interest to enable silicon photonics and enable optical interconnects in future microprocessors. The wavelength transparency of Si in the telecom window ͑1.3-1.6 m͒ is another compelling reason to integrate microphotonics and microelectronics. A major challenge for this integration is the incompatibility of the III-V compound and Si semiconductors used to implement microphotonics and microelectronics, respectively. Si and InP have an 8.1% lattice mismatch, making heteroepitaxial growth of InGaAsP compounds on Si with low misfit dislocation density difficult. 1 A hybrid silicon evanescent platform ͑HSEP͒ developed recently is a promising approach to realize verylarge-scale photonic integrated circuits ͑PICs͒ on low-cost, complementary metal-oxide semiconductor ͑CMOS͒-compatible Si wafers. 2 Relying on a low-temperature direct wafer-bonding process, InP-based epitaxial structures have been transferred onto the prepatterned silicon-on-insulator ͑SOI͒ substrate reliably, which has enabled robust hybrid evanescent lasers, 3 amplifiers, 4 photodetectors, 5 and modulators 6 and the successful integration of them. 7 To date, all these components were fabricated in a 1 cm 2 chip scale. Wafer-scale processing has not yet been demonstrated.
Wafer-scale bonding has been widely used to manufacture commercial SOI substrates 8 up to 300 mm in diameter. 9 Strong bonding of 150 mm GaAs wafers has also been reported previously. 10 The intimate mating of these similar wafers benefits from high ͑Ͼ800°C͒ or moderate ͑400-800°C͒ temperature anneal, which is prohibited in InP-to-Si wafer bonding due to large thermal mismatch and the requirement to maintain a desired doping profile. Warner et al. have demonstrated the bonding of the largest available 150 mm InP wafer and SOI substrates via a low-temperature process recently. 11 Chemical mechanical polishing ͑CMP͒ and ϳ200 nm plasma-enhanced chemical vapor deposition ͑PECVD͒ of SiO 2 at the bonding interface were employed to planarize the III-V surface and, more importantly, to absorb the gas by-products ͑H 2 O and H 2 ͒ from the intrinsic interface polymerization reactions, minimizing the formation of interfacial voids. Both CMP and thick interface dielectric, however, are impractical for maintaining global integrity of the III-V epitaxial structure and optical coupling between III-V and Si in HSEP. 12 Furthermore, large-scale wafer bonding also poses another challenge in bonding uniformity due to the buildup of the thermal strain as a function of bonding area.
In this paper, we demonstrate the high-quality transfer of 150 mm InP-based multiple quantum-well ͑MQW͒ structures to a prepatterned SOI substrate through a low-temperature, O 2 plasmaassisted wafer-bonding process. A vertical outgassing channel ͑VOC͒ design 13 is used to eliminate outgassing problems, resulting in a void-free interface. The bonding quality was characterized by optical microscopy, infrared ͑IR͒ imaging, high-resolution X-ray diffraction ͑XRD͒, and photoluminescence ͑PL͒ mapping.
In this work, a prime-grade, ͑100͒-oriented, 150 mm SOI substrate and III-V epitaxial wafer were used. An InGaAsP-based MQW ͑1% compression͒ laser structure was grown on the semiinsulating ͑SI͒ InP substrate by metallorganic vapor phase epitaxy. The detailed layer structure is displayed in Table I . Prior to the bonding process, a racetrack ring resonator ͑R = 200 m͒ laser geometry was patterned in the silicon device layer of the SOI substrate, along with uniformly distributed square-shaped VOCs ͑8 ϫ 8 m, 50 m spacing͒ as shown in Fig. 1a . This optimal VOC scheme is designed for facilitating H 2 O and H 2 diffusion to nearby VOCs. H 2 O and H 2 are then trapped in these defect-like VOCs rather than accumulating at the bonding interface to cause local delamination. Because the VOCs reach the buried oxide ͑BOX͒ layer, the open network of the BOX also absorbs gas molecules and allows H 2 to diffuse easily and isotropically due to its small molecule size. Figure 1b is the Nomarski-mode optical microscopic image of a transferred thin InP-based epitaxial layer on SOI, showing void-free bonding. The epitaxial layer sinks at the 50 m wide chip border and UCSB logo for lack of mechanical support. Due to strong optical confinement of the SOI rib waveguides, VOCs have no effect on the light propagation in the waveguide circuits. Figure  1c shows the scanning electron microscopy ͑SEM͒ cross-sectional image of a VOC with a thin III-V epitaxial layer tightly bonded on * Electrochemical Society Active Member.
z E-mail: dliang@ece.ucsb.edu Atomic force microscopy ͑AFM͒ measurement is conducted at various locations to determine the surface roughness of the transferred epitaxial layer. Figure 1d is a typical 10 ϫ 10 m scan, demonstrating 0.6-0.7 nm root-mean-square ͑rms͒ surface roughness which is comparable to that of the InP as-grown wafer. Thorough wafer cleaning starts with striping off any organic residue on the prepatterned SOI substrate in H 2 SO 4 :H 2 O 2 ͑3:1͒ at 80°C for 10 min. After a deionized ͑DI͒ water rinse and spin dry, a 350 nm SiO 2 hardmask is then removed in HF:H 2 O ͑7:1͒, leaving a spotless hydrophobic surface. The III-V epitaxial wafer is first cleaned in acetone and isopropyl alcohol, followed by a DI water rinse and spin dry. The III-V epitaxial wafer is then immersed in a NH 4 OH ͑39%͒ solution for 1 min to etch off the InP native oxide, further removing small surface contamination. The SOI and InP wafers are then loaded into a commercial EVG 801 LowTemp Plasma Activation System sequentially. Thirty second O 2 plasma results in a thin layer of highly strained native oxide on both SOI and III-V surfaces. The two wafers are then DI-rinsed and spin-dried in a modified microcleanroom.
14 The DI rinse knocks off the newly attached surface particles during O 2 plasma treatment and also serves as the last activation step to passivate both surfaces with a high density of hydroxyl groups ͑-OH͒. Following a 10 min spin dry, the face-to-face stacked wafers, which are separated by four spacers in a specially designed fixture, are placed in a covered shallow glass beaker for a final 150°C bake on a hotplate for 10 min. This is to evaporate all DI water trapped in VOCs to prevent debonding in the following 300°C anneal. Upon cooling down in ambient air, spontaneous bonding is performed to initialize InP-Si mating at room temperature. No intentional alignment is conducted during spontaneous bonding. The mating pair is annealed in a N 2 purged oven at 300°C for 15 h with 15°C/min ramping-up rate and 3°C/min ramping-down rate. Approximately 3 KPa external pressure is applied to the mating pair during anneal. The 300°C temperature is chosen as the highest temperature that does not introduce excessive stress into the InP-to-Si bonding system. 15 A selective wet etch in HCl:H 2 O ͑3:1͒ removes the InP substrate and stops at the InGaAs layer, resulting in a ϳ2 m thick III-V epilayer transferred onto the prepatterned SOI substrate. Figure 2 is a photo of 150 mm InP-to-Si bonded wafer after removing the InP substrate. Over 95% of the III-V epitaxial layer is transferred, with only negligible loss around the wafer edge, primarily due to a small III-V wafer horizontal slide during roomtemperature spontaneous bonding. The bright spots ͑arrows͒ in Fig.  1 are 400 ϫ 400 m twin etch calibration patterns periodically distributed in the SOI wafer. Due to lack of mechanical support in the calibration areas, the thin III-V layer collapses as shown in Fig. 2 inset b after the InP substrate removal. A ϳ5 mm in diameter bubble at the center, visible in IR imaging ͑Fig. 2 inset a͒ prior to anneal as well, is believed to result from either an epitaxial defect or a surface particle. The rest of the area is void-free, verified by both IR imaging and Nomarski-mode optical microscopy. The thin-bonded III-V epilayer on the SOI substrate is able to survive dicing, polishing, and transmission electron microscopy ͑TEM͒ specimen preparation. The interface oxide is about 15 nm from TEM imaging ͑data not shown͒, resulting in negligible impact to optical coupling and thermal conduction between III-V and Si. The interface surface energy is higher than the fracture energy of InP ͑0.7 J/m 2 ͒ as determined by the conventional crack-opening method. 16 The epitaxial transfer quality is further characterized by highresolution XRD rocking curve measurement. The ͑004͒ diffraction peak from the 1500 nm InP cladding layer is used as the reference. Figure 3 represents the direct comparison of simulated and measured -2 scans at the center of the as-grown and transferred epitaxial layer. All MQW satellites are able to be probed at nearly identical positions with no peak broadening, indicating wellpreserved crystalline structural integrity. A wafer map composed of 81 scans ͑0.2°͒ to a 9 ϫ 9 matrix ͑step size: 12 mm͒ in the transferred epilayer is illustrated in Fig. 4a for determining the surface warpage. A maximum peak-position shift of 0.188°in angle at two points along the horizontal direction ͑96 mm long͒ results in a bowing of 41.68 m, leading to an approximate 64.12 mm warpage 
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Electrochemical and Solid-State Letters, 12 ͑4͒ H101-H104 ͑2009͒ H102 across the 150 mm diameter wafer as shown in Fig. 4b . This is comparable to the maximum 80 m bow of the commercial Unibond SOI substrate. Thermal stress can be calculated through Eq. 1
where E s , v s , and represent the Young's modulus ͑E Si = 98 GPa͒, Poisson ratio ͑v Si = 0.29͒, and surface curvature ͑ = 64.12 m͒ of Si substrate, because all stress is concentrated in III-V after InP substrate removal. With t f = 2 m III-V epitaxial layer and t s = 625 m SOI wafer, and taking the measured original SOI wafer bowing of 40 m into account, the calculated stress is 17 MPa tensile, much smaller than the typical 200 nm PECVD SiO 2 or SiN x -induced thin-film stress in a range of 20-200 MPa. d It is noted that the observed warpage is parallel to the Si major flat direction because the removal of the Si wafer at the wafer major flat resulted in a weak direction which is easiest to bend. The same wafer-map measurement with wafer rotated 90°at the measurement plane ͑data not shown͒ confirms the warpage direction. XRD characterization indicates a mirrorlike, flat, low-strain epitaxial transfer.
The postbond device process begins from 300 nm PECVD SiN x deposition at 260°C ͑1 h͒. No interfacial void or crack occurred after this thermal and stress-inducing step except the weak spot highlighted in Fig. 2 inset a, showing strong bonding again. The device mesa and chip border were then patterned and transferred to PECVD SiN x by dry etch as shown in Fig. 5a . The 200 nm InGaAs etch stop layer was subsequently removed from the unmasked area in the H 3 PO 4 solution in order to capture the correct PL information. The pump laser wavelength and output power are 532 nm and 38.5 mW, respectively. Figures 5b-d display the corresponding PL map information of peak wavelength, peak intensity, and peak full width at half-maximum ͑fwhm͒. InGaAs PL around 1600 nm is shown in the protected chip border, introducing some error in the average PL results. Compared with the as-grown epilayer, the transferred epilayer shows a uniform peak wavelength with a 1.09% standard deviation and a 1540.7 nm average peak wavelength, leading to a 1.1 nm redshift within the measurement error regime. An intense and uniform PL signal with a small average fwhm of 27.4 nm also proves the feasibility and robustness of III-V epitaxial layer transfer and subsequent device fabrication. The actual bonding uniformity should be better than the measurement values above due to the negative influence factor from the SiN x -masked InGaAs chip border.
In conclusion, we have successfully demonstrated a wafer-scale, high-quality InP-to-Si epitaxial transfer, showing well-preserved MQW structure and small wafer warpage. To the best of our knowledge, this represents the first demonstration of 150 mm InP-to-Si direct wafer bonding without intentionally added interface materials, such as thermal or deposited dielectrics or adhesive polymer. The true proximity of III-V on the Si substrate with a vanishingly thin interface native-oxide layer indicates promising applications in hybrid integration beyond Si photonics. Good uniformity of epitaxial transfer is proved through XRD and PL measurement, showing 17 MPa thermal stress and less than 1.09% standard variation in PL wavelength across the entire wafer, with less than 1.1 nm average wavelength shift from the as-grown value. Over 95% bonding yield, high surface energy, void-free interface, and low bonding-induced strain demonstrated from this wafer-scale direct bonding technique paves the way to realize large-volume, CMOS-compatible, low-cost silicon PICs. cleanroom setup, respectively, and Keith Warner at Lincoln Laboratory for sharing useful experience in wafer cleaning. We gratefully acknowledge the support of DARPA/MTO, ARL, and Intel.
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